JPS6223904B2 - - Google Patents

Info

Publication number
JPS6223904B2
JPS6223904B2 JP55132605A JP13260580A JPS6223904B2 JP S6223904 B2 JPS6223904 B2 JP S6223904B2 JP 55132605 A JP55132605 A JP 55132605A JP 13260580 A JP13260580 A JP 13260580A JP S6223904 B2 JPS6223904 B2 JP S6223904B2
Authority
JP
Japan
Prior art keywords
input
channel
activation
pending
output control
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired
Application number
JP55132605A
Other languages
English (en)
Japanese (ja)
Other versions
JPS5757332A (en
Inventor
Eiichi Uozumi
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Nippon Telegraph and Telephone Corp
Original Assignee
Nippon Telegraph and Telephone Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Nippon Telegraph and Telephone Corp filed Critical Nippon Telegraph and Telephone Corp
Priority to JP13260580A priority Critical patent/JPS5757332A/ja
Publication of JPS5757332A publication Critical patent/JPS5757332A/ja
Publication of JPS6223904B2 publication Critical patent/JPS6223904B2/ja
Granted legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/10—Program control for peripheral devices
    • G06F13/12—Program control for peripheral devices using hardware independent of the central processor, e.g. channel or peripheral processor
    • G06F13/122—Program control for peripheral devices using hardware independent of the central processor, e.g. channel or peripheral processor where hardware performs an I/O function other than control of data transfer

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
JP13260580A 1980-09-24 1980-09-24 Input-output control system Granted JPS5757332A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP13260580A JPS5757332A (en) 1980-09-24 1980-09-24 Input-output control system

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP13260580A JPS5757332A (en) 1980-09-24 1980-09-24 Input-output control system

Publications (2)

Publication Number Publication Date
JPS5757332A JPS5757332A (en) 1982-04-06
JPS6223904B2 true JPS6223904B2 (en]) 1987-05-26

Family

ID=15085236

Family Applications (1)

Application Number Title Priority Date Filing Date
JP13260580A Granted JPS5757332A (en) 1980-09-24 1980-09-24 Input-output control system

Country Status (1)

Country Link
JP (1) JPS5757332A (en])

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH0289116U (en]) * 1988-12-28 1990-07-16

Families Citing this family (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS60142765A (ja) * 1983-12-29 1985-07-27 Nec Corp 転送装置のコマンド受付け方式
JPS61182155A (ja) * 1985-02-07 1986-08-14 Fujitsu Ltd チヤネル制御方式
JP2535611B2 (ja) * 1989-03-01 1996-09-18 富士通株式会社 情報処理装置

Family Cites Families (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS519538A (en) * 1974-07-15 1976-01-26 Hitachi Ltd Maruchi akusesuyo nyushutsuryokukanrisochi
JPS5837578B2 (ja) * 1975-11-07 1983-08-17 株式会社日立製作所 チヤネルソウチ
JPS532049A (en) * 1976-06-29 1978-01-10 Hitachi Ltd Input output processing device
JPS53145441A (en) * 1977-05-25 1978-12-18 Hitachi Ltd Restarting system for input/output device

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH0289116U (en]) * 1988-12-28 1990-07-16

Also Published As

Publication number Publication date
JPS5757332A (en) 1982-04-06

Similar Documents

Publication Publication Date Title
US9336168B2 (en) Enhanced I/O performance in a multi-processor system via interrupt affinity schemes
US4737932A (en) Processor
JPS61196351A (ja) デバイス制御装置用インターフエース装置
JPH05216835A (ja) 割込み再試行低減装置
JP3284311B2 (ja) データ処理システムにおける通信バス制御装置およびバス制御方法
US6789142B2 (en) Method, system, and program for handling interrupt requests
US5708784A (en) Dual bus computer architecture utilizing distributed arbitrators and method of using same
JPS6223904B2 (en])
EP2096550B1 (en) Information processing apparatus and control method thereof
US20060179172A1 (en) Method and system for reducing power consumption of a direct memory access controller
JPH01305461A (ja) バス使用権制御方式
JPH10283302A (ja) 複数のプロセッサに接続されたバスにデータを供給する方法およびシステム
JPH01137359A (ja) プロセッサの制御方法
JPS6143369A (ja) マルチプロセツサシステム
JPS5812615B2 (ja) マイクロプロセツサ制御によるワ−クステ−シヨンアダプタ
JPS60123954A (ja) スタック処理方式
JPH0424733B2 (en])
JPH06250964A (ja) 制御装置
JPH03211650A (ja) Ｉ／ｏインタフェース制御方法
JPH0863422A (ja) マルチｃｐｕシステムのｄｍａ転送方法及びその装置
JPS5920031A (ja) デ−タ転送装置
JPH0248760A (ja) 対周辺装置アクセス方法
JP2002342253A (ja) 記憶サブシステムの制御方法および記憶サブシステム
JP2000040053A (ja) 入出力処理装置
JPH033056A (ja) チャネル制御装置